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Abstract- This paper describes an efficient implementation for a multi-level convolution based 1-D DWT hardware
architecture for use in FPGAs. The proposed architecture combines some hardware optimization techniques to develop a
novel DWT architecture that has high performance and is suitable for portable and high speed devices. The first step towards
the hardware implementation of the DWT algorithm was to choose the type of FIR filter block. Firstly we design the high
speed linear phase FIR filter using pipelined and parallel arithmetic methods. This proposed filter employs efficiently
distributed D-latches and multipliers. Furthermore this filter is used in the proposed DWT architecture. Thus, the new VLSI
architecture based on combining of fast FIR filters for reducing the critical path delay and data interleaving technique for
lower chip area. We synthesized the final design using Xilinx 9.1i ISE tool. We illustrate that a DWT design using a
pipelined linear phase FIR filter coupled with data-interleaving gives the best combination of the performance metrics when
compared to other DWT structures.
Keywords- Discrete Wavelet Transform, Fast Convolution, Finite impulse response filter, Field-programmable gate array,
Very Large Scale Integration.

I.

order to meet the high-speed requirement of real-time
applications of the DWT computations and to
improve the hardware performance. Most hardware
implementations optimized two or more essential
designs to improve their performance in terms of
area, speed or power dissipation. Lower area and high
speed VLSI implementation is the prime concern in
the portable and real-time DSP application.

INTRODUCTION

The implementation of Finite Impulse Response
(FIR) filtering could be a basic demand in several
Digital signal and image processing systems. Last
decade, significant attention has been given to the
VLSI implementation of signal processing
algorithms, starting from full custom VLSI to general
purpose digital signal processors. The essential
Discrete Wavelet Transform (DWT) is often
accomplished by convolution-based implementation
using the FIR-filters to do the transform [1]. FIR
filters are unit applicable for improving the
performance of the DWT hardware design [2]. A
range of approaches for high speed implementation of
FIR filters are conferred [3-10]. Novel area-efficient
architectures of FIR filters are proposed by Benkrid
and Benkrid [11]. P. Bougas designed the pipelined
multiplier factor array based FIR filter and reduced
hardware [12].In order to achieve high performance,
pipeline and parallel implementation ways are
applied. Pipelining reduces the effective critical path
by introducing pipelining latches on the info path [3].

The basic DWT can be realized by convolution based
implementation using the FIR filters The input
sequence x(n) is convolved with the filters H(z) and
G(z) and the outputs obtained at each level are
decimated by a factor of two. After down sampling,
alternate samples of the output sequence from the low
pass filter and high pass filter are dropped. This
reduces the time resolution by half and conversely
doubles the frequency resolution of two. The
computation of the output sequences YL and yH from
the low pass filter and the high pass filter can be
represented with the following equations:
T
∑
yH n
G i . x 2n i
(1)
yL n

The Discrete wavelet transform (DWT) is a
multiresolution tool with excellent characteristics in
the time and frequency domains. In the DWT, signals
can be decomposed into different subbands with both
time and frequency. Since the introduction of the
DWT by Mallet [1] in 1989 has become one of the
most widely used mathematical tools in image
compression, speech analysis and pattern recognition.
In recent years, a large number of algorithms and
implementation structures for the computation of the
DWT have been proposed [2], [14-17]. These
implementations use efficient VLSI architectures in

∑

H i . x 2n

i

(2)

Baganne [13] presents the three level DWT design,
modeled at the register transfer level (RTL), was
implemented using binary tree structure. The
hardware implementation of the multilevel DWT
architecture as shown in Figure 1 is realized by a
number of cascaded filter blocks followed by scaling.
The advantage of this design is the minimal clock
latency and less complexity. The drawbacks of this
design are large critical path delay and large design
area.
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DWT architecture can be designed by employing a
single processing element, in which computations are
performed by interleaving the data from successive
levels of decomposition [14]. Interleaving method
reduces the design area but may increase the critical
path delay depending on the filter structure and
length. Pipelining reduces the critical path delay but
may increase the latency resulting degradation in
throughput performance for real-time applications. A
similar method to reduce area and improve
throughput was proposed in [15] wherein the
highpass and lowpass filter coefficients were
interleaved to reduce the number of multipliers rather
than interleaving the data. A folded DWT structure
has been proposed [16] for storing the intermediate
outputs from each level of decomposition in a
memory block before processing once more by the
same DWT block.
The folded structures exhibit a large latency due to
the successive levels of decomposition are interleaved
with the preceding levels and
having
high
complexity in the control logic. The advantage of
such designs is the less critical path that performs the
multiply-accumulate operations and a reduction in
chip area.
Two processing units for the multi level DWT
architecture have been proposed in [17] and applied
the folding scheme to the second level of
decomposition and beyond. An efficient VLSI
implementation of the 1D DWT architecture is
presented in [2] in order to improve throughput,
latency and power dissipation but design is more
complex.
We propose novel high speed architecture for
convolution based 1D DWT. We were applying, the
multiple low level optimizations in an organized way
to improve the performance and reduce the
complexity of the design. The first optimization is for
reducing the critical path delay by using high speed
FIR filters in place of direct form FIR. In this filter
for reducing the critical path delay, pipeline and
parallel arithmetic techniques are used. For reducing
area, we have to take into account the symmetric
filter coefficients for FIR filter and to scale back the
latency; we have used the pipelined binary adder tree
in the place of conventional one. And the second
optimization introduces data interleaving to improve
the hardware area utilization of overall DWT
architecture.
The rest of this paper is organized in this way: In
Section two optimizations of FIR filter for DWT
architecture discussed, Section three presents the new
VLSI design for convolution based 1D DWT
architecture, Section four includes the performance
evaluation of various DWT architectures and Section
five presents the conclusion.

Various FIR
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Figure 1. 2-level Convolution based DWT decomposition

II.
OPTIMIZATION
STRUCTURES

OF

FIR

FILTER

FIR filters are essential building blocks for DSP
algorithms such as signal and image compression
techniques that rely on DWT blocks. The filter blocks
generated by the Performance Analysis Framework
(PAF) [7] provided a starting point for the
implementation of the DWT. It gave an estimate of
the latency, throughput and the area utilized by the
filter which assisted us in the selection and analysis
process.
A. Basic Architectures
An FIR filter is defined by its impulse response
coefficients, h(n), with h(n) = 0 for n < 0 and n > M,
where M is the filter order. The filter output y(n) is
given by the convolution of h(n) with the input
sequence x(n):
y(n) = h(n) * x(n)
(3)
Expanding the convolution gives the difference
equation of the so-called direct form [5]:
h k .x n k
(4)
Where h(k) is the impulse response of the filter, and
the filter has M +1 coefficients. The direct form is
shown in Figure 2. If TA, TM and Tat are the delays of
the adder, multiplier and adder tree, respectively, then
the critical path of the direct form filter is TM+Tat.
The graph reversal theorem can be exploited to obtain
the so-called transposed form [5], which is shown in
Figure 3. The transposed form has the significant
advantage that its critical path is greatly reduced to
TM+TA, since its adders have only two operands and
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used the FIR architecture in low power equalizer, in
which the feed forward cutset is used in the multiplier
data path, by placing a register at the output of each
multiplier. This decouples the multiplication and
addition delays, and it allows a more equal
comparison with the direct form. The timing of each
multiplier may differ therefore, for giving the data to
the adder at the same time, D latches are used, as a
result, the speed of the circuit is improved.

are followed by a register. In designing frequencyselective digital filters, it is usually desirable to have
approximately
constant
frequency-response
magnitude and minimum phase distortion [6].
x(n)

D

h[0]

h[1]

D

D

D

h[M-1]

h[2]

h[M]

Direct form (DF) architectures are suitable for area
sensitive small filter orders while transposed
structures are suitable for large filter orders.
However, according to [9] replacing the multioperand adder in the direct form with the pipelined
binary adder tree will achieve a very high speed FIR
filter. This arrangement is most efficient when the
number of filter coefficients is an integer power of
two. Otherwise, some terms must be delayed prior to
addition.

y(n)

Figure 2. M-tap Direct form (DF) FIR filter structure
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M. Maamoun [10] presented very high speed FIR
filter architecture, which is based on combining
pipelining and parallel arithmetic methods. In this
architecture, efficiently distributed D-latches and
multipliers are used, thus this critical path is reduced
to Tm/2 (if TA < TM/2).

Figure 3. M-tap Transpose form (TF) FIR filter structure
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We propose a new high speed linear phase FIR filter
in which pipelining and parallel arithmetic methods
are used [10].Thus, using equal amount of multipliers
high speed architecture can be achieved compared to
DF. This fast FIR filter is a combination of alternate
multiplication and binary adder tree as shown in
Figure 5. In the alternate multiplication for a given
clock, the input signal is divided into even and odd
signal, Dm1 is triggered for odd part and Dm2 is
triggered for even part. To increase the processing
frequency, Dm1 and Dm2 D-latches work at the same
frequency (Fm1 = Fm2) and the input and output Dlatches work with the same phase and frequency
(Fd).Where,

h[3]
y(n)

Figure 4. 8-tap Linear–phase FIR filter structure

A linear phase with integer slope is replaced by a
simple delay in the time domain and it reduces the
phase distortion to a minimum in the frequency
domain. Therefore, it is required to design digital
filters with exactly or approximately linear phase.
Figure 4 shows the linear phase FIR filter. A linearphase FIR filter of order N is characterized by
symmetric impulse response [6]
h[n] = h[N-n],
(3)

Fd = 2 * Fm1
(5)
TABLE I
COMPARISON OF 8-TAP FIR
STRUCTURES
Architectur Mul.( Add.( Reg.( Dela
es
s)
s)
s)
y (ns)
30.90
DF FIR
8
7
9
4
21.12
Linear
4
7
9
0
Phase FIR
11.03
FIR [9]
8
7
23
4
Fast FIR
16
7
59
5.045
[10]
Proposed
8
7
23
5.045
FIR

For 8-tap FIR filter, direct and transpose form
required 8 multipliers and 7 adders, whereas linearphase requires 4 multipliers and 7 adders.
B. Pipelined Architectures
Pipelining reduces the effective critical path by
introducing pipelining latches along the data path.
Pipelining transformation leads to a reduction in the
critical path, which can increase the clock speed (or
sample speed). K.Parhi [5] presented pipelined FIR
filter by using feed-forward cutset method. The
critical path is now reduced from TM + 2TA to TM+TA,
where TM is the time taken for multiplication and TA
is the time needed for an addition operation. The
pipelining latches can only be placed across any feedforward cutset of the graph. Ramsey S. Hourani [7]
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Table I depict the requirement of multipliers, adders,
registers and the critical path delay for the individual
filter structure. The proposed design needs equal

amount of multipliers and adders in comparison to
direct form but requires an approx twice number of
more registers.

D
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Figure 5. The proposed fast finite response (FIR) architecture

previous work [2] direct form FIR filters are used in
the polyphase structures, but we are using the
proposed fast FIR filter so the overall high speed
design can be achieved. Decimation by two discards
every alternate sample computed by the filter. Thus
interleaved the two signals by alternating each signal
same as input data rate. Then the interleaved signal
was processed by single lowpass and highpass filter
shown in Figure 6.

We observe that the DF FIR filter has highest delay.
In FIR filter [9], the multiple products are rearranged
with binary tree of adders. This decouples the
multiplication and addition delays, by this delay is
reduced by 64% Fast FIR filter [10] and proposed
architecture uses pipelining and parallelism thus the
delay is reduced by 83% as compared to DF.
C. Data- Interleaving
Data interleaving helps process multiple independent
signals using a single filter structure [18]. If two
signals are filtered independently by identical filters,
we can replace two filters by a single filter. Though
interleaving will increase the registers in the filter,
while using the same number of multipliers and
adders. To reduce the redundant filter blocks in the
second level decomposition in Figure 1 we employ a
data-interleaving scheme wherein multiple inputs
from different sources are combined in an alternating
manner to generate a single input stream. But this
must need perfect timings to confirm that the
interleaved signals are processed correctly. The same
methodology can be applied for third level
decomposition. This technique may reduce the
throughput of the filter but the decimated FIR filters
in the DWT algorithm makes data-interleaving
possible with negligible change to the overall design
throughput.

YLL
YL
H(z)

H(z2)

YHL

X(n)

G(z)

YH

YLH
2

G(z )

YHH

Fast FIR filters
Figure 6. Proposed Data-Interleaved Structure for 1D DWT
with Fast FIR filter

The same interleaved technique is used at the output
of the second level decomposition and then used for
the third level decomposition. At the final stage final
output was deinterleaved and obtained eight separate
channels, each at one eighth the original data rate.
Further, this method can be extended to higher levels
of decomposition. Figure 1 uses six filter structures to
implement a 2-level DWT. For level J, the number of
filters required are 2J . However, for levels two and
higher, we observe that multiple inputs are filtered
through the same low pass and high pass filters. For
example, yL and yH are filtered by the same filter G(z)
in level 2. Hence, there are redundant filters within
the design, two redundant filters for level 2 and six

III. PROPOSED 1D DWT ARCHITECTURE
We construct the FIR filter structures for each level
of decomposition by using the framework discussed
in [8]. In the framework user has to enter the design
parameters which are essential in the construction of
specialized filter. The first step is the input signal is
divided into highpass and lowpass signal. In the
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J

reduced by 56.29 % in Spartan-3, 50.69 % in Spartan3E and 63.62 % in Virtex-5. When comparing
proposed design from the first design then delay is
reduced by 76.40 % in Spartan-3, 78.84 % in Spartan3E, 85 % in Virtex-5 and comparison to the second
design our design is fast by 41.93 % in Spartan-3,
39.77 % in Spartan-3E, 38.63 % in Virtex-5. Thus we
obtain very high speed DWT architecture.

for level 3; that is (2 - 2) redundant filters to each J
level. We can remove these redundant filters within
the design by using data-interleaving techniques. This
results in significant savings in the hardware
utilization. The architecture after implementing datainterleaving is illustrated in Figure 6.
Since yL and yH outputs of level 1 pass through the
same filters, H(z) and G(z), we interleave these
signals using a multiplexer and then proceed to filter
them. In Fig.1 the outputs of the low pass filters in
level 2 are yHL and yLL. The same outputs are
obtained in Figure 6 by splitting the interleaved
output using a demultiplexer. Thus data interleaving
method transforms the binary tree structure
comprising of 14 filters into a structure comprising of
6 filters by using simple control logic. In Figure 6
G(z) and H(z) blocks presents the proposed fast FIR
filter. As a result overall design is efficient in the
terms of area and speed.
IV. PERFORMANCE EVALUATION

Figure 7. Delay Analysis of DWT designs at different devices

We synthesized all the design in different Xilinx
FPGA Devices for the verification [19, 20]. The basic
metrics, we considered in the implementation of
length-8 FIR filter, are critical path delay and
resource utilization.

B. Area Analysis
For area analysis we implemented all the designs for
16-tap, 2-level, 4 channel on the Xilinx Virtex-5
FPGA. Table III displays the number of slice
registers, LUTs, bonded IOBs and DSPs. LUT stand
for Look-Up Table, and a LUT is a one bit wide
memory array. Virtex-5 FPGA function generators
are implemented as 4-input LUTs. IOBs are input,
output blocks that provides interface between the
package pins and the internal logic.

A. Delay Analysis
As we described that R. Hourani [2] presents the
efficient DWT architecture in the terms of area and
delay. In this architecture pipelined direct form FIR
filter is used in the each level. Table II displays the
delay results for each design.
TABLE II
DELAY ANALYSIS OF
VARIOUS DWT ARCHITECTURES ON XILINX
FPGAS DEVICES
SpartanDevices
Virtex-5
Spartan-3
3E
Architectures XC3S2000
XCVLX
XC3S500
DWT using
15.569
pipelined DF 17.071 ns 16.635 ns
ns
filter
DWT using
pipelined TF
9.611 ns
8.854 ns 5.643 ns
filter
Proposed
4.033 ns
3.521 ns 2.189 ns
DWT

Figure 8. Normalized Area Graph for various DWT
Architectures

TABLE III RESOURCE UTILIZATION FOR 16TAP, 2-LEVEL DWT ARCHITECTURES
Slice
DSP48
Architectu
Registe LUTs IOBs
Es
res
rs
DWT
using
196
192
182
64
pipelined
DF filter

In the proposed design we have used linear phase fast
FIR having a minimum critical path delay as shown
in Table I. DWT using DF filter has critical path
TM+7TA, where as DWT using TF has TM+TA. And
proposed design has only TM/2. Figure 7 shows the
graph of delay. From the graph we can conclude that
the proposed design has minimum delay and design
using pipelined direct form FIR has the largest delay.
If a pipelined TF filter is used then delay can be
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DWT
using
pipelined
TF filter
Proposed
DWT

848

2012

182

32

1224

2657

118

32

Figure 8 shows a graph of the normalized area. The
resources are normalized individually for registers,
LUTs, IOBs and DP48Es. We observe that polyphase
DWT architecture using pipelined DF requires
minimum number of Slice registers and LUTs.
Proposed design requires 35 % less IOBs and 50 %
less DSPs than the first design. This is a significant
reduction since there are limited numbers of DSP48
slices on an FPGA and should be prudently used.
Design using pipelined transpose form has the same
number of DSPs as the proposed but also required 35
% more IOBs. The second design reduces critical
path to around 55 % on an average but requires
approximately four times more registers and ten times
more LUTs than the first design. The proposed design
reduces critical path to 80 % on an average but it
needs approximately 6 times more registers and 12
times more LUTs than first design and 30 % more
registers, 24 % more LUTs than the second design.
There is a tradeoff between area and delay. If we
required high speed then we have to compromise to
the slightly more area.
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